

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/781,241	02/17/2004	Ali Keshavarzi	42P6184C	2359		
8791	7590 08/08/2006		EXAM	EXAMINER		
	SOKOLOFF TAYLOR	NGUYEN,	NGUYEN, JOSEPH H			
SEVENTH	SHIRE BOULEVARD FLOOR	ART UNIT	PAPER NUMBER			
LOS ANGELES, CA 90025-1030			2815			
			DATE MAILED: 08/08/200	5		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application	n No.	Applicant(s)			
Office Action Summary		10/781,24	1	KESHAVARZI ET AL.			
		Examiner		Art Unit			
		Joseph Ng	_ <u>`</u>	2815			
Period fo	The MAILING DATE of this communication or Reply	n appears on the	cover sheet with the c	correspondence ad	ldress		
WHIC - Exter after - If NO - Failu Any r	ORTENED STATUTORY PERIOD FOR REHEVER IS LONGER, FROM THE MAILING IS IN THE MAILING IN THE MAILING IS IN THE MAILING IN THE MAILING IS IN THE MAILING IS IN THE MAILING IN THE	IG DATE OF TH FR 1.136(a). In no eve on. period will apply and will statute, cause the appli	IS COMMUNICATION nt, however, may a reply be timed to the spire SIX (6) MONTHS from cation to become ABANDONE	N. nely filed the mailing date of this c D (35 U.S.C. § 133).			
Status							
1)	Responsive to communication(s) filed on	05 June 2006					
•	This action is FINAL . 2b) This action is non-final.						
3)□	·			secution as to the	e merits is		
٥,١	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Dispositi	on of Claims	·					
5)	Claim(s) 1-15,17,18 and 20 is/are pending 4a) Of the above claim(s) is/are with Claim(s) is/are allowed. Claim(s) 1-15,17,18 and 20 is/are rejected Claim(s) is/are objected to. Claim(s) are subject to restriction and 20 is/are objected to and 20 is/are objected to.	hdrawn from cor	sideration.				
Applicati	on Papers						
10)⊠	The specification is objected to by the Example The drawing(s) filed on 17 February 2004 Applicant may not request that any objection to Replacement drawing sheet(s) including the compact of the oath or declaration is objected to by the	is/are: a)⊠ acc o the drawing(s) b orrection is require	e held in abeyance. See ed if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 C	FR 1.121(d).		
,	,	ne Examiner. No	te the attached Office	Action of form	10 102.		
Priority under 35 U.S.C. § 119 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.							
2) Notice 3) Inform	t(s) e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-94 mation Disclosure Statement(s) (PTO-1449 or PTO/S r No(s)/Mail Date		4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal F 6) Other:	ate	O-152)		

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States

Claims 1-4, 7-9, 12, 14-15 and 17 are rejected under 35 U.S.C. 102(b) as being anticipated by Burr (US 6,100,567).

Regarding claims 1-3, Burr discloses in figure 8 a field effect transistor comprising a substrate 810 (col. 8, line 11); a source 820 and a drain 822; an electric field terminal 852 (col. 8, line 15) in the substrate 810; and an undoped body 824 (col. 8, lines 4-5) above the electric field terminal region between the source and drain, wherein there is a barrier 808 between the electric field terminal region and the body, wherein the electric field terminal region extends partially under the source and drain, and wherein all portions of the electric field terminal region 852 have the n type material (col. 8, line 16); and the barrier 808 is an insulator layer (col. 8, line 6) between the body 824 and the electric field terminal region 852.

It is noted that region 852 is n type doped and electrically coupled to a bias contact 856, which in turn receives a bias potential for back biasing the pfet 804 (col. 8, lines 15-18). As such, region 852 can be construed as "electric field terminal region". Further, the phrase "the electric field terminal region concentrates electric fields from the

source and drain toward edges of a channel between the source and drain" is merely functional language. Element 852, which constitutes a similar structure as claimed, is capable of performing a claimed function herein.

Regarding claims 4 and 7, Burr discloses in figure 8 a field effect transistor comprising an insulator layer 808; an undoped body 824 above the insulator layer between a source 820 and a drain 822; a substrate 870 below the insulator layer; a gate 826 above the body and between the doped source and drain, the gate having a length; and an electric field terminal region 852 in the substrate, wherein the electric field terminal region extends partially under the source and drain, and wherein all portions of the electric field terminal region have the n type material (col. 8, line 16); and a channel 824 is formed in the body between the source and drain when certain voltages are applied to the source, gate and drain and the channel is undoped (col. 8, lines 4-5). Burr further discloses in figure 8 the electric field terminal region n+, which is clearly heavily doped in comparison to the doping of source and drain and comprises a different conductivity type than that of the source and drain. Further, the phrase "the electric filed terminal region concentrates electric fields from the source and drain toward edges of a channel between the source and drain" is merely functional language. Element 852, which constitutes a similar structure as claimed, is capable of performing a claimed function herein.

Regarding claim 8, since the transistor as shown in figure 8 of Burr is structurally similar to the claimed transistor, it is inherent that a threshold voltage of the Burr's transistor is set by a distance between the insulator layer and a gate insulator.

Regarding claim 9, the body 824 as shown in figure 8 of Burr has no electrical contact. As such, the body floats.

Regarding claims 12, 14-15 and 17, Burr discloses in figure 8 the electric field region 852, the substrate 810 are biased since they are coupled to a bias contact 856. Further, the electric field terminal region 852 extends essentially the entire length of the gate 826, and the transistor 804 is a pMOSFET (col. 8, line 3).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claim 20 is rejected under 35 U.S.C. 103(a) as being unpatentable over Houston (US 6043535) in view of Burr.

Regarding claim 20, Houston discloses in figure 3 a substrate 134 (col. 4, line 25); a source and drain 120, 122 (col. 4, lines 8-9) and a gate 116 (col. 4, line 16); a first electric field terminal region 137 (left portion of element 137) extending partially beneath the source 120 and partially beneath the gate 116, and a second electric field terminal region 137 (right portion of element 137) extending partially beneath the drain 122 and

partially beneath the gate 116; and a body 124 above the electric field terminal regions between the source and drain.

It is noted that regions 137 is part of the back gate and can be depleted (col. 6, lines 53-55). Therefore, regions 137 can function as "electric field terminal region".

Further, region137, which constitutes a similar structure as claimed, is capable of performing a claimed function herein.

Houston does not disclose two transistors and an insulator layer between the substrate and body wherein the insulator layer and body each shared by the first and second field effect transistors. However, Burr discloses in figure 8 two transistors formed on the same substrate and an insulator layer 808 between the substrate 810 and body 824, and the insulator layer 808 and the body 806 are shared by the first and second field effect transistor 802, 804. In view of such teaching, it would have been obvious at the time of the present invention to modify Houston by forming two transistor on the same substrate and an insulator layer between the substrate and body wherein the insulator layer and body each shared by the first and second field effect transistors to obtain a semiconductor device in a cost effective manner since it would require less material when two transistors are formed in the same substrate.

Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over Burr in view of Wu et al. (US 5976926).

Regarding claim 5, Burr discloses in figure 8 substantially all the structure set forth in claim 5 except the electric field terminal region being doped greater than 10²⁰

cm⁻³. However, Wu et al. discloses in figure 10 the electric field terminal region 104 being doped greater than 10²⁰ cm⁻³ (col. 5, lines 63-65). In view of such teaching, it would have been obvious at the time of the present invention to modify Burr by including the electric field terminal region being doped greater than 10²⁰ cm⁻³ to increase resistance between the electric field terminal region 810 and p region 810, thereby reducing leakage current.

Further, Burr and Wu et al. do not disclose the electric field terminal being p doped. However, it is well known in the art to interchange n conductivity type and p conductivity type. As such, it would have been obvious at the time of the present invention to modify Burr and Wu et al. by replacing the n type with the p type since doing so involves only routine skill in the art.

Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over Burr in view of Hwang (US 5,359,219).

Regarding claim 6, Burr discloses in figure 8 substantially all the structures set forth in the claimed invention except the body being lightly doped. However, Hwang discloses in figure 1g the body 20 being lightly doped. In view of such teaching, it would have been obvious at the time of the present invention to modify Burr by having the body being lightly doped to greatly inhibit the leakage current through thin buried oxide layers (col. 2, lines 10-13, Hwang).

Application/Control Number: 10/781,241

Art Unit: 2815

Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Burr in view of Burr (US 6,249,027).

Regarding claim 10, Burr discloses in figure 8 substantially all the structure set forth in the claimed invention except the body being biased. However, Burr discloses the body being floating (col. 1, lines 59-60). In view of such teaching, it would have been obvious at the time of the present invention to modify Burr by having the body being biased to tune the threshold voltage of a transistor (col. 1, lines 10-11).

Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Burr in view of Kumar et al. (US 6248626).

Regarding claim 11, Burr discloses in figure 8 substantially all the structure set forth in claim 11 except the electric field terminal region floating. However, Kumar et al. discloses in figure 4D the electric field terminal region 45 floating (col. 6, line 37). In view of such teaching, it would have been obvious at the time of the present invention to modify Burr by having the electric field terminal region floating to obtain a charge storing region in a MOSFET device (col. 1, lines 36-37).

Claim 13 is rejected under 35 U.S.C. 103(a) as being unpatentable over Burr in view of Inoue et al. (US 6,198,134).

Regarding claim 13, Burr discloses in figure 8 substantially all the structure set forth in the claimed invention except the substrate being floating. However, Inoue et al. discloses the substrate being floating (col. 2, line 45). In view of such teaching, it would

have been obvious at the time of the present invention to modify Burr by having the substrate being floating to lower the breakdown voltage between source and drain (col. 2, lines 44-45, Inoue et al.).

Claim 18 is rejected under 35 U.S.C. 103(a) as being unpatentable over Burr.

Regarding claim 18, Burr discloses in figure 8 element 804 is pMOSFET, not nMOSFET as claimed. However, it would have been obvious at the time of the present invention to modify Burr by having the nMOSFET because nMOSFET and pMOSFET are recognized in the art as equivalents.

Response to Arguments

Applicant's arguments filed 06/05/2006 have been fully considered but they are not persuasive.

With respect to claims 1, 4 and 20, applicant argues neither Burr nor Houston disclose, "the electric terminal region concentrates electric field from the source and drain toward edges of a channel between the source and drain". However, as clearly explained above, Burr discloses in figure 8 region 852 is an n type doped and electrically coupled to a bias contact 856, which in turn receives a bias potential for back biasing the pFET 804 (col. 8, lines 15-18). As such, region 852 can function as "electric field terminal region". Further, the phrase "electric field terminal region concentrates electric fields from the source and drain toward edges of a channel between the source and drain" is merely functional language. Region 852 as shown in figure 8 is between

the source 820 and drain 822, which constitutes a similar structure as claimed. Therefore, this region is inherently capable of performing the claimed function herein. On the other hand, Houston discloses in figure 3 regions 137 is part of the back gate and can be depleted (col. 6, lines 53-55). Therefore, regions 137 can function as "electric field terminal region". Further, region137, which constitutes a similar structure as claimed, is inherently capable of performing the claimed function herein.

Lastly, since the rejection of independent claims 1, 4 and 20 is proper, the rejection of dependent claims 2-3, 5-15 and 17-18 still stands.

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Joseph Nguyen whose telephone number is (571) 272-1734. The examiner can normally be reached on Monday-Friday, 7:30 am- 4:30 pm. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ken Parker can be reached on (571) 272-2298. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300 for regular communications.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

JN August 1, 2006.

SUPERVISORY PATENT EXAMINER